# **Main Memory** COMP 3361: Operating Systems I Winter 2015 http://www.cs.du.edu/3361

#### Logical (Virtual) Address Space


#### One possible logical address space

- begins at address zero and ends at (process size 1)
- process here includes program code/data, stack, heap, etc.
- the size of everything must be known in advance so that the size of a process can be calculated

#### Another possibility

- begin at address zero and end at maximum possible address
  - with a 32 bit logical address space, that is  $2^{32}$ -I = 0xFFFFFFFF
- design a layout for the process in this space
- there is ample room for parts to grow

#### 32-bit Logical (Virtual) Address Space




- Process A needs n frames of memory
- ▶ There are more than n frames of free memory
- ▶ All free areas are less than n frames in size!
- ▶ What to do?

### **Another Program**


address	instruction
16383	NOP
40	CMP
36	ADD
32	JMP 40
28	ADD
0	JMP 28

Program C (16KB)

#### Fragmented Process in Memory




## **Stitching Process Fragments**



- Divide physical memory into fixed-size allocation units, called frames
  - typically 4 KB; 2 MB, 4 MB and 1 GB also possible
- Divide logical memory into pages of same size as a frame
- Keep track of all free frames
- For a process of n pages, find n free frames and load process in those frames
  - > set up a page table to translate logical to physical addresses

#### Pages and Frames



#### Page Table

11 Stack	0xB000 to 0xBFFF
10	0xA000 to 0xAFFF
9	0x9000 to 0x9FFF
8	0x8000 to 0x8FFF
7	0x7000 to 0x7FFF
6	0x6000 to 0x6FFF
5 Heap	0x5000 to 0x5FFF
4	0x4000 to 0x4FFF
_3	0x3000 to 0x3FFF
2	0x2000 to 0x2FFF
1 Text	0x1000 to 0x1FFF
0	0 to 0xFFF

logical address	physical address
0×0000	0×402000
0×5010	0×40C010
0×7000	0x0 (Wrong!) ←

page table		
0	0x00402000	
1	0x00403000	
2	0x00404000	
3	0x00405000	
4	0x0040B000	
5	0x0040C000	
6	0×00000000	
7	0×00000000	
8	0×00000000	
9	0×00000000	
10	0×00407000	
11	0×00408000	

0x4000000 to 0x need method to indicate that mapping is not present!

0x40C000 to 0x40CFFF	5
0x40B000 to 0x40BFFF	4
0x40A000 to 0x40AFFF	
0x409000 to 0x409FFF	
0x408000 to 0x408FFF	11
0x407000 to 0x407FFF	10
0x406000 to 0x406FFF	
0x405000 to 0x405FFF	3
0x404000 to 0x404FFF	2
0x403000 to 0x403FFF	1
0x402000 to 0x402FFF	0
0x401000 to 0x401FFF	
0x400000 to 0x400FFF	
ndicate	reserved for kernel

- ▶ Observe: if page/frame size is 4KB (0x1000 bytes), then start address of page/frame will always have lower 12 bits as zero
  - ▶ 0x0, 0x1000, 0x2000, 0x3000, ...
- We can store additional information in those 12 bits
- When reading it as an address, we logically AND the page table value with 0xFFFF000
- Lets use bit 0 to signify if mapping is present or not
  - 0: not present; I: present

## Page Table with Present Bit

11 Stack	0xB000 to 0xBFFF
10	0xA000 to 0xAFFF
9	0x9000 to 0x9FFF
8	0x8000 to 0x8FFF
7	0x7000 to 0x7FFF
6	0x6000 to 0x6FFF
5 Hean	0x5000 to 0x5FFF
4	0x4000 to 0x4FFF
_3	0x3000 to 0x3FFF
2	0x2000 to 0x2FFF
1 Text	0x1000 to 0x1FFF
0	0 to 0xFFF


logical address	physical address
0×0000	0×402000
0x5010	0×40C010
0×7000	no mapping

page table		
0	0x00402001	
1	0x00403001	
2	0x00404001	
3	0x00405001	
4	0x0040B001	
5	0x0040C001	
6	0x00000000	
7	0x00000000	
8	0x00000000	
9	0x00000000	
10	0x00407001	
11	0x00408001	

•	
0x40C000 to 0x40CFFF	5
0x40B000 to 0x40BFFF	4
0x40A000 to 0x40AFFF	
0x409000 to 0x409FFF	
0x408000 to 0x408FFF	11
0x407000 to 0x407FFF	10
0x406000 to 0x406FFF	
0x405000 to 0x405FFF	3
0x404000 to 0x404FFF	2
0x403000 to 0x403FFF	1
0x402000 to 0x402FFF	0
0x401000 to 0x401FFF	
0x400000 to 0x400FFF	
	reserved for kernel

#### Other Information in Page Table Entry

#### 32 bit (4 byte) page table entry



set (1) if yes, otherwise clear (0)

#### Dissecting a Logical Address

Page size = 4KB

32-bit logical address: **0 x 00001A21**Page table entry to look at: **0 x 00001A21** >> **12** = **0 x 1**Offset within frame: **0 x 00001A21** & **0 x 00000FFF** = **0 x A21**...

1024<sup>2</sup>-1 ...

Physical address:  $(0 \times 12 ABB107 \& 0 \times FFFFF000) + 0 \times A21 = 0 \times 12 ABBA21$ 


global accessible by all write allowed present

#### **Address Translation Scheme**

Logical address is divided into:



- **page number (p)**: use as an index into a page table and get base address of frame corresponding to page
- page offset (d): add to base address to determine the physical memory address
- For a given logical address space of  $2^m$  and page size  $2^n$ 
  - higher (m-n) bits is page number; lower n bits is page offset




#### **Making Lookups Faster**

- Page table is kept in main memory
  - page-table base register (PTBR) points to the page table
- Every data/instruction access requires two memory accesses
  - one for the page table and one for the data/instruction
- To make it faster, use a special fast-lookup hardware cache called Translation Look-aside Buffer (TLB)
  - associative, high speed memory

#### **Associative Memory**

Page	Frame	other configuration


- High speed parallel search
- Input: page number
- Lookup: parallel lookup of the associative array for the page number
- Output: frame number
  - or a TLB miss: frame reference must be obtained from page table and the TLB must be updated
- TLB flush/update necessary during process switch




#### Large Page Tables

- For a 32 bit logical address space and 4 KB page size, there can be 1,048,576 pages
- Each page needs a page table entry
- Each entry is 4 bytes
- A page table needs 1048576 x 4 bytes = 4 MB of memory
- That's 4 MB for each process!

#### Paging the Page Table



#### Two-Level Paging




#### Two-Level Paging (contd.)

▶ A logical address is broken down as follows:




where  $p_2$  is the index into the page table pointed by the page directory entry  $p_1$ 

32-bit logical address: 0x00801A21




#### Page Directory Entry

#### 32 bit (4 byte) page directory entry




#### **x86 Paging Modes**



#### **Inverted Page Table**

- One entry for each frame in memory
- Each entry consists of
  - the page stored in that frame
  - the process that owns that page
- Decreases memory needed to store each page table
  - only one page table in a system
- Increases time needed to search the table when a page reference occurs
- Use hash table to limit the search to a few page table entries

#### **Address Translation Full Chain**



Note: Flat Segmentation (segments span entire address space) is typical these days

▶ Chapter 3.3, Modern Operating Systems, A. Tanenbaum and H. Bos, 4<sup>th</sup> Edition.