Tutorial 11 Interrupts

Interrupts and Exceptions

What is it?

"A signal from hardware or software, such as a keystroke, that demands immediate attention and takes priority over other operations"


- Analogy:
 - Alarm clock
 - Pain

What Causes It?

- Interrupts
 - External to the CPU
 - Peripheral: I/O: mouse move/click, keyboard, timer
- Exceptions
 - Internal to the CPU
 - Exceptions: Processor detected:
 - Fault: restart from the causing instruction (e.g., page fault)
 - **Trap:** restart from the next instruction (e.g., overflow)
 - **Abort:** cannot restart (double fault)
- Programmed Exceptions ("software interrupts"):
 - e.g.: INT3, INT21, INT n
- The terms "interrupts" & "exceptions" are frequently intermixed

How Does It Work?

- Internal interrupts: handled completely by CPU + SW
- External interrupt involves CPU + SW + <u>peripherals</u>
 - External device delivers "INTR" signal (or NMI, SMI)
 - CPU acknowledges with "INTA" bus cycle
 - Device sends interrupt# on Data bus
 - Usually requires a PIC (Programmable Interrupt Controller) in system



Additional Players

- Flags
 - Interrupt Flag EFLAGS.IF flag: masks external interrupts

Set/Clear by STI/CLI instructions

Trap Flag EFLAGS.TF flag: is the CPU in TRAP mode (single-step)

Set/Clear by EFLAGS manipulation

- Resume Flag EFLAGS.RF flag: when set disables debugexception
- Instruction
 - IRET: "return from interrupt" = RET + few more things
 - Software interrupts: INT n, INT3, INTO (4), BOUND (interrupt 5)
- Signals (for external interrupts)
 - INTR: interrupt request
 - INTA: interrupt acknowledge (bus cycle) = IO#*C*R#
 - Data Bus: pass interrupt #
 - NMI, SMI: additional interrupt lines
 - NMI non maskable (timer, power fail)
 - SMI system management (OS independent power management)

Interrupt Handling

- Hardware side
 - Ensure transparency to the affected task
 - Will return to the point of interruption w/ the right flags
 - Does the minimum only what software cannot do!
- Interrupt handlers
 - Transparent: preserve all used registers!
 - Short as possible. If cannot enable interrupts during handling
 - Do not disable interrupts for a long time!
 - Avoid nesting of same interrupts, or make sure the software can handle that!
 - Some of the information can/should be extracted from the Stack (old CS:EIP, old SS:ESP, EFLAGS, error code)
- Interrupt handler writers must fully understand the relevant HW interaction (PIC + actual peripheral)

Exception and Interrupt Vectors

- Each exception and interrupt is associated with an identification number, called a **vector**.
 - Vectors o-31 are assigned to the exceptions and NMI interrupt
 - 9,15,20-31 Intel Reserved
 - Vectors 32-255 are designated and user defined interrupts.

Exception Classification

- Fault
 - An exception that can generally be corrected and then, once corrected, allows the program to be restarted with no loss of continuity

Trap

 An exception that is reported immediately following the execution of the trapping instruction. Traps allow execution of a program or task to be continued without loss of program continuity

Abort

 An exception that does not always report the precise location of the instruction causing the execution and does not allow restart of the program or task that caused the execution

Protected-Mode Exceptions

	Mne-			Error	
No.	monic	Description	Type	Code	Source
0	#DE	Divide by Zero	Fault	No	DIV / IDIV instructions
1	#DB	Debug	Fault/Trap	No	DR conditions / INT1 instruction.
2	-	NMI Interrupt	Interrupt	No	Nonmaskable external interrupt
3	#BP	Breakpoint	Trap	No	INT3 instruction
4	#OF	Overflow	Trap	No	INTO instruction
5	#BR	BOUND Range Exceeded	Fault	No	BOUND instruction
6	#UD	Invalid Opcode	Fault	No	UD2 instruction / reserved opcode
7	#NM	Device Not available	Fault	No	FP or WAIT/FWAIT instructions
8	#DF	Double Fault	Abort	Yes (Zero)	Any exception, interrupt, NMI
10	#TS	Invalid TSS	Fault	Yes	Task switch or TSS access
11	#NP	Segment Not Present	Fault	Yes	Loading SR / accessing system segment
12	#SS	Stack-Segment Fault	Fault	Yes	Stack operations / SS register loads
13	#GP	General Protection Fault	Fault	Yes	Memory references / protection checks
14	#PF	Page Fault	Fault	Yes	Any memory reference
16	#MF	Floating-Point Error	Fault	No	FP or WAIT/FWAIT instructions
17	#AC	Alignment Check	Fault	Yes (Zero)	Any data reference in memory
18	#MC	Machine Check	Abort	No	Model dependent
19	#XF	Streaming SIMD Extensions	Fault	No	SIMD floating-point instructions

Exceptions and Interrupts Priority

Priority	Descriptions			
1 (Highest)	Hardware Reset and Machine Checks			
2	Trap on Task Switch			
3	External Hardware Interventions			
	-FLUSH, STOPCLK, SMI, INIT			
4	Traps on the Previous Instruction			
	- Breakpoints, Debug Traps			
5	External Interrupts			
	- NMI, Maskable Hardware Interrupts			
6	Faults from Fetching Next Instruction			
	- Code breakpoint, code-segment violation, Code page fault			
7	Faults from Decoding the Next Instruction			
	- Instruction length > 15, illegal Opcode			
8 (Lowest)	Faults on Executing an Instruction			


Interrupt Descriptor Table

Interrupt Descriptor Table (IDT)


Located in virtual memory

Each entry contains 8-bytes
 Interrupt Descriptor

- Interrupt Descriptor Table Register (IDTR)
 - Contains:
 - IDT Linear Base Address
 - IDT Limit in bytes, max oxFFFF
- Operating System loads IDTR by executing LIDT instruction
 - LIDT is a privilege instruction
 - Can be executed only in ringo
- One can observe IDTR by performing SIDT instruction
 - SIDT can be executed in any privilege level




IDT Descriptors



Linux IDT - Example


il													_
I	Bro	1 O IDT [PO]									_ □	□×
il								A	D	С	T		
Ш								Ÿ	P	Ň	Ŷ		_
4	Indx	Type	Descripto	or	Bas/S	el Lim/Off	GDO	ΙP	L		Ρ		
	0	TRAPG32	c0108f00		0010	c0107268		1	0		f		
1	1		c0108f00		0010	c0107308		1	0		f		
1	2		c0108e00		0010	c0107314		1	0		e		
1	3		c010ef00		0010	c010734c		1	3	0	f		
1	4	TRAPG32	c010ef00	00107358	0010	c0107358		1	3	0	f		
1	5		c010ef00		0010	c0107364		1	3	0	f		
1	6		c0108f00		0010	c0107370		1	0	0	f		
1	7	TDAPG32	c0108f00 c0108f00	00107208	0010	c01072c8		1	0	0	f		
1	8 9		c0108f00		0010 0010	c0107388 c010737c		1 1	0	0 0	f		
1	a		c0108f00		0010	c0107376		1	Ö	Ö	f		
1	ь		c0108f00		0010	c0107334		1	ŏ	ŏ	f		
1	C		c0108f00		0010	c01073ac		i	ŏ	ŏ	f		
1	ă		c0108f00		0010	c01073b8		i	ŏ	ŏ	f		
1	e		c0108e00		0010	c01073d0		ī	ŏ		ė		
1	ď		c0108f00		0010	c01073e8		ī	ŏ	ŏ	f		
1	10		c0108f00		0010	с01072Ь0		$\bar{1}$	Ō	Ō	f		
1	11		c0108f00		0010	c01073c4		1	0	0	f		
1	12		c0108f00		0010	c01073dc		1	0	0	f		
1	13		c0108f00		0010	c01072bc		1	0	0	f		
1	14		c0108e00		0010	c0100240		1	0		е		
1	15		c0108e00		0010	c0100240		1	0		е		
1	16		c0108e00		0010	c0100240		1	0		е		
1	17		c0108e00		0010	c0100240		1	0	0	е		
	18		c0108e00		0010	c0100240		1	0		е		
	19		c0108e00		0010	c0100240		1	0	0	е		
1	1a		c0108e00		0010	c0100240		1	0	0	e		
1	1b		c0108e00 c0108e00		0010 0010	c0100240 c0100240		1 1	0	0 0	e e		
1	1c 1d		c0108e00		0010	c0100240		1	0		e e		
1	le 1e		c0108e00	00100240	0010	c0100240		1	ŏ	Ö	e		
1	1f		c0108e00		0010	c0100240		i	ŏ		e		
	20		c0228e00		0010	c022be08		1	ŏ		e		
	21		c0228e00		0010	c022be10		1	ŏ		e		
	22		c0228e00		0010	c022be18		ī	ŏ		ĕ		
	23		c0228e00	0010be20	0010	c022be20		ī	ŏ		ĕ		
	24		c0228e00		0010	c022be28		1	Ō		ē		-
1													

Interrupt Procedure Call




Stack Usage on Interrupt Transfer

Stack Usage with No Privilege-Level Change




Stack Usage with Privilege-Level Change




Exception Error Codes

General Error Code



Page-Fault Error Code



Interrupt and Exception Classes

Class	Vector Number	Description		
Benign Exception and Interrupts	1	Debug Exception		
	2	NMI Interrupt		
	3	Breakpoint		
	4	Overflow		
	5	BOUND Range Exceeded		
	6	Invalid Opcode		
	7	Device Not Available		
	9	Coprocessor Segment Overrun		
	16	Floating-Point Error		
	17	Alignment Check		
	18	Machine Check		
	19	SIMD floating-point extensions		
	All	Software Interrupts INT n		
	All	External Interrupts INTR		
Contributory Exceptions	0	Divide Error		
	10	Invalid TSS		
	11	Segment Not Present		
	12	Stack Fault		
	13	General Protection		
Page Faults	14	Page Fault		


Conditions for Generating a Double Fault

First Exception	Second Exception					
	Benign	Contributory	Page Fault			
Benign	Handle Exceptions Serially	Handle Exceptions Serially	Handle Exceptions Serially			
Contributory	Handle Exceptions Serially	Equ1t				
Page Fault	Handle Exceptions Serially	Generate a Double Fault	Generate a Double Fault			


Triple Fault and Shutdown State

- **Triple fault** is a case when another exception occurs while attempting to call the double-fault handler, the processor enters **shutdown** mode.
- Shutdown mode is similar to the state following execution of an HLT instruction.
- In this mode the processor stops executing instructions until an NMI interrupt, SMI interrupt, hardware reset, or INIT# is received.

System Architecture Summary



Linear Address Computation




Protected Mode

Linear address =

Descriptor_Table[f(segment)].base + offset


Page Translation Mechanism

Linear Address




Accessing a Code Segment Through a Call Gate

Far Pointer to Call Gate




Interrupt Procedure Call




Inter Level Call - Stack Switching

- On inter-level call: CPL changes, Control transferred, Stack switched
- Stack Switch
 - New (privileged) SS:ESP is taken from the TSS
 - Old SS:ESP is stored on new stack
 - Parameters are copied to new stack



Stack Usage on Interrupt Transfer

Stack Usage with No Privilege-Level Change



Stack Usage with Privilege-Level Change

